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The basis for superconducting electronics can broadly be divided between two technologies: the Joseph-
son junction and the superconducting nanowire. While the Josephson junction (JJ) remains the dominant
technology due to its high speed and low power dissipation, recently proposed nanowire devices oﬀer
improvements such as gain, high fanout, and compatibility with CMOS circuits. Despite these beneﬁts,
nanowire-based electronics have largely been limited to binary operations, with devices switching between
the superconducting state and a high-impedance resistive state dominated by uncontrolled hotspot dynam-
ics. Unlike the JJ, they cannot increment an output through successive switching and their operation speeds
are limited by their slow thermal-reset times. Thus, there is a need for an intermediate device with the inter-
facing capabilities of a nanowire but a faster, moderated response allowing for modulation of the output.
We present a nanowire device based on controlled ﬂuxon transport. We show that the device is capable
of responding proportionally to the strength of its input, unlike other nanowire technologies. The device
can be operated to produce a multilevel output with distinguishable states, the number of which can be
tuned by circuit parameters. Agreement between experimental results and electrothermal circuit simula-
tions demonstrates that the device is classical and may be readily engineered for applications including
use as a multilevel memory.
DOI: 10.1103/PhysRevApplied.11.034006
I. INTRODUCTION
Superconducting devices have played critical roles in
technologies such as quantum computing [1], astronom-
ical imaging [2–4], magnetometry [5,6], and digital logic
[7–10]. Past superconducting electronics have largely been
based on the Josephson junction (JJ) due to its desirable
characteristics such as rapid operation speeds >100 GHz
and power dissipation on the order of 10−19 J per switch
[11]. Recently, however, superconducting nanowires have
emerged as an alternative platform for new electronics.
Unlike JJs, superconducting nanowires are dominated by
thermal dissipation and a loss of phase coherence, switch-
ing from a superconducting state to a high-impedance
resistive state when triggered by an external signal, such
as a photon or current pulse. This functionality has
enabled nanowires to be used in applications where JJs
fall short—for instance, the nanocryotron (nTron) is a
three-terminal comparatorlike nanowire device that can
support high impedances and large fanout [12], whereas
JJs lack intrinsic device gain and compatibility with
high-impedance environments. The nTron can also be
*berggren@mit.edu
triggered by single ﬂux quantum (SFQ) pulses to interface
between JJs and CMOS circuits [13,14], demonstrating
that nanowire electronics have a unique place in computing
architectures. Other advantages of nanowires, including
their single-layer fabrication, high-output voltages, and
scalability, have prompted the development of new devices
for use in readout, memory, and sensing.
Despite the growth of nanowire electronics, further
advancement into new applications is currently hindered
by characteristics that are inherent to nanowires. By
switching from the superconducting domain to the resis-
tive domain in response to an external input, nanowires
are limited to operations of two states, with the resistive
state expelling nearly all current from the high-impedance
hotspot and generating a single large output. For the
nTron, in which an input gate current triggers the growth
of a high-impedance normal domain in the channel, this
means that the output voltage is ﬁxed and is only depen-
dent on the gate current exceeding a critical threshold.
Similarly, a recently reported superconducting nanowire
memory based on persistent current was limited to binary
operations of either “0,” no current stored in the super-
conducting loop, or “1,” a maximum amount of current
stored in the loop [15]. By breaking coherence, hotspot
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formation also prevents incrementation of the output by
successive device switching, as can be done with JJs.
Another disadvantage of nanowire devices is that the oper-
ation speeds are slow due to the long thermal healing time
of the resistive domain, which is often made slower by the
electrical time constants of the biasing circuit.
These limitations leave a gap in the family of super-
conducting electronics for a device that oﬀers the robust
interfacing capabilities of a traditional nanowire, but with a
more moderated response that allows for modulation of the
output, analogous (but not identical) to incrementing in a
JJ. Past approaches to creating such a device have focused
on Dayem bridge weak links [16,17], where the dimen-
sions of a nanowire in relation to the material’s coherence
length allow for preservation of phase coherence over a
temporary phase-slip center. However, there have been
very few experimental demonstrations of these devices in
real circuit operations, and the primary goal has largely
been to achieve true Josephson behavior in a nanowire
rather than to demonstrate a device with the intermediate
characteristics of both technologies.
Here, we report on a superconducting-nanowire device
based on thermal principles that demonstrates a controlled
output. Unlike other nanowire technologies, the device
responds proportionally to the magnitude of an input signal
and can be operated to achieve multiple discrete states. By
using local resistive shunting and a high-inductance super-
conducting loop, we are able modulate the expulsion of
current in an ultranarrow superconducting constriction and
to controllably trap ﬂux [18] in quantities of n0, where
n is an integer less than 10, and 0 is the magnetic ﬂux
quantum. We experimentally show that the amount of ﬂux
per event n is dictated by circuit parameters and validate
these results with electrothermal simulations. The results
show that the device may be designed to achieve diﬀer-
ent n0 outputs depending on the desired application. We
anticipate that this device will serve as a foundation for
new nanowire technologies such as a multilevel memory
or multilevel-logic-circuit elements.
II. METHODS
A. Device fabrication
The devices presented in this work are fabricated using
a multistep lithography process. The shunt resistors and
alignment marks are ﬁrst patterned using electron-beam
lithography (Elionix F125). A bilayer resist process is
employed by ﬁrst spinning the polymethyl methacrylate
(PMMA) copolymer EL6 (6% in ethyl lactate) at 5 krpm
for 60 s, then spinning the positive-tone resist gL2000
(Gluon Lab LLC) at 6 krpm for 60 s. The resist is devel-
oped in o-xylene and MIBK:IPA in a 1:3 ratio. A 10-nm
Ti+ 25-nm Au metal bilayer is evaporated, and lift oﬀ
is achieved in N-Methyl-2-pyrrolidone (NMP) heated to
60 °C for 1 h. An approximately 20-nm-thick NbN ﬁlm
is then deposited in an AJA sputtering system follow-
ing the procedure described in Ref. [19]. The resulting
sheet resistance is 150 /sq and the critical temperature
is 8.5 K. The nanowire structures are then patterned with
electron-beam lithography using gL2000, followed by cold
development in o-xylene at 5 °C and reactive ion etching
in CF4 (Plasmatherm, rf power of 50 W, chamber pressure
of 10 mTorr). The structure is imaged using a scanning
electron microcrope (Zeiss) to check for proper alignment.
The full process ﬂow may be found in the Supplemental
Material [20].
B. Experimental setup
All measurements are performed with the devices sub-
merged in liquid helium at 4.2 K. The devices are adhered
to a printed circuit board (PCB), and electrical connec-
tions between the devices and gold PCB pads are made
using aluminum wire bonds. The PCB ports are con-
nected to room-temperature electronics outside of the liq-
uid helium dewar through CMP cables. Current-voltage
characteristics are measured by applying a sinusoidal bias
current from an arbitrary waveform generator (Agilent
AWG33622A) at a sweep frequency of 10–20 Hz with
a 10-k series resistor. The dc output voltage is read
by a 2-GHz, real-time oscilloscope (LeCroy 620Zi) after
ampliﬁcation through a low-noise preampliﬁer (Stanford
Research Systems SRS560). The switching current of the
readout device (the yTron) is measured by applying a volt-
age pulse through a 30-dB attenuator to the device and
measuring the skew between the oscilloscope trigger ris-
ing edge and the time at which a voltage output from the
yTron is recorded, signifying a switching event. The bias
pulse has a frequency of 500 Hz, width of 650 µs, rising
edge of 400 µs, and height of 560 mV. The yTron output
is sent through a pulse splitter and a low-noise ampliﬁer
(RF Bay LNA-2000, bandwidth: 10 kHz–2000 MHz, gain:
26 dB) before being read by the oscilloscope. The skew
is then converted to units of switching current based on
the slope of the bias waveform. To apply a dc bias to the
constriction, a dc battery source (Stanford Research Sys-
tems SIM928) is connected to the constriction through a
100-k series resistor and a dc 1.9-MHz coaxial low-pass
ﬁlter (MiniCircuits). To apply a pulse to the constriction,
a pulsed-voltage waveform of widths ranging from 5 ns to
100 µs and heights ranging from 50 to 550 mV is sent to
the constriction input through a 30-dB attenuator. Details
of the complete measurement setup may be found in the
Supplemental Material [20].
C. Simulation details
The circuit simulator employed in this work uses a
superconducting nanowire model implemented in MAT-
LAB that includes thermoelectric dynamics of hotspot
formation and decay [21]. Physical parameters for the
material stack are derived from prior literature [22] and
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are adjusted to match the experimental results. Flux quan-
tization in the superconducting loop is enforced following
each transient, which is found to be suﬃcient in explaining
behavior in the absence of coherent transport events.
III. RESULTS AND DISCUSSION
A. Device characterization
Figure 1 summarizes the device architecture and its
basic characteristics. The device is comprised of three
superconducting nanowire elements: a narrow 60-nm-wide
constriction, a storage loop, and a nanoscale readout tool
known as the yTron [23]. All three elements are fabricated
together on an approximately 20-nm-thick niobium nitride
(NbN) ﬁlm on a silicon oxide substrate using electron-
beam lithography. In addition to the nanowire components,
a resistive metal shunt is patterned in parallel with the
constriction to reduce Joule heating and provide damp-
ing, similar to the purpose served in resistively shunted
JJs. Initial eﬀorts to fabricate the resistor on top of the
NbN ﬁlm failed due to contact resistance, requiring us
to place the resistor layer beneath the NbN ﬁlm, as was
done in similar work on Nb nanowires [24]. Previous
attempts to shunt nanowires have found that series induc-
tance between the shunt and the constriction plays a critical
role in the eﬀectiveness of the damping; high series induc-
tance produces relaxation oscillations, while increasing the
inductance even further makes the resistor completely inef-
fective [25]. To reduce this eﬀect, the shunt is patterned as
close to the constriction as possible and the leads are made
wide to reduce the number of squares of material.
A simple circuit model for the device is shown in
Fig. 1(b). To trap ﬂux in the loop, a bias write current
Iwrite is inductively split to the nanowire in the amount
of αIwrite, where α = Lloop/(Lconstriction + Lloop). In this
case, Lconstriction = 284 pH and Lloop = 1.87 nH, leading to
α = 0.87. Once the sum of αIwrite and any existing current
circulating in the loop surpasses the critical current of the
constriction, the nanowire switches and the bias current is
diverted away from the constriction to the shunt resistor
and the righthand side of the loop. By shunting the major-
ity of the bias current, the resistor allows the nanowire to
recover the superconducting state more quickly and limits
the amount of current that charges Lloop, thus controlling
the amount of ﬂux that is trapped once the constriction
heals. After the constriction heals, a persistent current cir-
culates in the superconducting loop in quantized units of
n0/L, where n is an integer, 0 is the magnetic ﬂux
quantum, and L is the total loop inductance. Since the geo-
metric inductance of this device is <0.33 fH, the total
loop inductance is dominated by the kinetic inductance
of the superconducting nanowires. In this device, persis-
tent current is estimated to be quantized as approximately
0.95 µA/ﬂuxon.
The amount of circulating current in the loop can be
nondestructively read out using the yTron. As described
by McCaughan et al. [23], the yTron is a three-terminal
nanoscale device with two adjoining arms whose switch-
ing currents depend on one another as a result of current
crowding around the intersection point. In our device, the
left arm of the yTron forms part of the superconduct-
ing loop so that the switching current of the right arm
(a)
(c)
(b)
FIG. 1. Device design and characterization. (a) Scanning electron micrograph of the device. The dark area is the NbN ﬁlm, while the
light outlines are the underlying substrate. The inset shows an enlarged view of the 60-nm-wide constriction in parallel with the resistive
shunt. The shunt dimensions are 1× 3 µm2. The righthand side of the loop is connected to a yTron with arm widths equal to 300 nm.
(b) Circuit representation of the device. In this particular design, Rs = 5 , Lshunt = 50 pH, Lconstriction = 284 pH, and Lloop = 1.87 nH.
Iwrite is the bias current that switches the nanowire constriction (NW) and changes the state of the loop. I read is the bias current applied
to the right arm of the yTron in order to sense the amount of circulating current in the loop. (c) Current-voltage characteristics of an
isolated shunted nanowire of width= 60 nm, Rs = 5 . The absence of hysteresis implies that Joule heating through the nanowire has
been signiﬁcantly reduced by the presence of a shunt resistor. Comparison to the characteristics of an unshunted nanowire may be
found in the Supplemental Material [20].
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I switch is a function of the amount of circulating current—a
higher circulating current in the clockwise direction ﬂow-
ing through the yTron’s left arm will result in a higher
switching current in the yTron’s right arm. Since the two
arms of the yTron are electrically disconnected from one
another, switching the right arm does not break supercon-
ductivity in the left. As a result, the state of the loop is
undisturbed by the reading process in which I switch is mea-
sured by applying a bias current I read to the yTron’s right
arm until it switches and generates a voltage, allowing us
to nondestructively sense the amount of circulating current
in the loop.
Figure 1(c) shows the current-voltage characteristics
of an isolated shunted nanowire patterned alongside the
device with dimensions identical to those of the constric-
tion. The absence of hysteresis, as shown by the lack of
separation between the switching and retrapping currents,
indicates that the shunt resistor is able to reduce Joule
heating through the constriction by eﬀectively diverting
the bias current, thereby reducing power dissipation in the
nanowire and allowing it to regain the superconducting
state more quickly [26]. Observation of the ampliﬁed rf
output of the device within a bandwidth of 2 GHz does
not reveal any relaxation oscillations, suggesting that the
shunt inductance is low enough to prevent stable relaxation
oscillations at least within the limits of our measurement
capabilities [25].
B. Demonstration of controlled dynamics
Figure 2 shows the response of the device to an input
voltage pulse of varying amplitude and width; the response
is compared to that of an otherwise identical device lacking
a resistive shunt. For these measurements, an input volt-
age of widths ranging from 5 ns to 100 µs and heights
ranging from 50 to 550 mV is sent to the constriction
through a −30 dB attenuator. The change in the amount
of stored current in the loop is inferred by measuring the
switching current of the yTron readout arm. Before each
positive input pulse, a large negative pulse (width= 10 µs,
height=−1.3 V) is sent to the constriction to reset the
superconducting loop.
As shown in Fig. 2(a), the amount of stored current
in the unshunted device sharply increases with increas-
ing input voltage, but then abruptly drops oﬀ, suggesting
instability. This response was also observed in the device
reported in Ref. [27], and was speculated to be due to
overheating of the constriction, causing ﬂux to be lost. In
contrast, the response of the shunted device in Fig. 2(b)
shows that the amount of ﬂux stored in the loop increases
proportionally with input voltage. Unlike the unshunted
constriction, in the shunted device there was no sudden
loss of stored ﬂux or signatures of unstable oscillations,
implying that heating in the constriction is moderated by
the presence of the resistive shunt.
To demonstrate the ﬂux-shuttling capabilities of the
shunted device, we measure its dependence on the previ-
ously written state by ramping a dc bias current on the
constriction without resetting the loop and recording the
switching current of the yTron at every bias point. As
shown in Fig. 3(a), ramping the bias current to the con-
striction produces either increasing or decreasing steps in
the switching current output of the yTron, signifying a sud-
den addition or subtraction in the amount of trapped ﬂux.
(a) (b)
FIG. 2. Response to the voltage and pulse width of the write input. (a) Switching current of the right yTron arm as a function of
the input write voltage for a superconducting loop with an unshunted constriction. The input pulse widths range from 5 ns to 100 µs.
The switching currents are plotted in terms of Isw = Isw − Isw(v = 0), where v is the voltage height of the input pulse. The decrease
in Isw suggests that some ﬂux has been lost in the loop at high input voltages, potentially due to overheating of the constriction.
Each point represents the mean of 10 sequential measurements of the yTron switching current. (b) Results from the same measure-
ment repeated on a superconducting loop with a shunted constriction, Rs = 5 . The proportional increase in switching current with
increasing input voltage implies that the dynamics of the constriction are controlled by the presence of the shunt resistor. Logarithmic
colormaps showing the complete range of input pulse widths and voltages for both devices may be found in the Supplemental Material
(see Fig. S7) [20].
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The horizontal lines in Fig. 3(a) show that the steps can
be categorized into seven distinguishable states, reveal-
ing that successive switching of the constriction produces
controlled, incremental changes in the amount of circulat-
ing current in the loop, rather than storing the maximum
amount of current every time. The slight variation in the
position of the seven states occurs due to instability in the
plateaus, representing when the loop current is nearly max-
imized (approximately |Ic,NW|) and may have lost a small
amount of ﬂux (1–20) to achieve stability. Despite the
small shifts at the plateaus, the seven states have well-
separated mean values including consideration of their
standard deviations (see Fig. S8 within the Supplemental
Material [20]). In contrast, Fig. 3(b) displays the results
from repeating the measurement on an unshunted device of
the same geometry. In this case, no intermediate states are
observed, and the loop traps nearly its maximum amount of
circulating current whenever the nanowire switches. Thus,
it is not possible to achieve distinguishable intermediate
states without the presence of a resistive shunt.
While the yTron is an eﬀective tool for sensing when
there is a change in circulating current, it can be impre-
cise for extracting the exact amount of circulating current
in the loop. Depending on the geometry of the yTron,
there may be a nonlinear relationship between the amount
of circulating current and the induced change in switch-
ing current (see Fig. S6 within the Supplemental Material
[20]). Additionally, the sensitivity of the yTron depends
on the intersection point between its two arms, which has
a radius of curvature <5 nm, leaving room for fabrica-
tion variability and thus diﬀerences in sensitivity between
yTrons of identical design.
To bypass this shortcoming, we use the yTron only to
sense when a change in trapped ﬂux occurs and exam-
ine the corresponding bias current at each of the points
of change in order to infer the magnitude of the loop cur-
rent. Figure 3(c) shows the bias current at each of the ﬁrst
14 steps of the plot in Fig. 3(a). The bias current at each
step can be used to estimate the amount of circulating cur-
rent remaining in the loop, given that the transition occurs
when the nanowire switches, or when |αIwrite + Iloop| >
|Ic,NW|. The average zero ﬂux state (Iloop ≈ 0) occurs at
Ic,NW ≈ 20.48 ± 1.45 μA over a set of eight bias ramps.
While the seven levels in the yTron switching current
of Fig. 3(a) are spaced unevenly, the steps in terms of
bias current occur at nearly equal intervals of approxi-
mately 5 µA, or roughly 5 0 of circulating current. As
a result, it is possible to infer that the loop gains or loses
aproximately 5 0 of trapped ﬂux every time the con-
striction switches. Repeating this measurement over eight
ramping cycles with a ﬁner sweep produces an average of
4.77 0 per step in circulating current, with variation from
an integer amount (n ≈ 5) expected to be caused by noise
in the measurement setup. A discussion of the experimen-
tal noise may be found in the Supplemental Material [20].
(a)
(c)
(b)
FIG. 3. Demonstration of controlled ﬂux shuttling. (a) Switch-
ing current of the right arm of the yTron on the shunted device
in response to a dc bias ramp of ±40 μA applied to Iwrite of the
constriction. Each point is the mean of 10 measurements of the
yTron switching current. Each bias current step in Iwrite is applied
to the constriction for 100 ms before being turned oﬀ during the
reading operation. (b) Repetition of the same measurement on
a device with an unshunted constriction. In comparison to the
shunted device, no repeatable intermediate states are observed,
and nearly the maximum amount of current is trapped every time
the constriction switches. (c) Blue squares represent Iwrite at the
initial point of each of the ﬁrst 14 steps of the yTron switch-
ing current in (a). The approximate circulating loop current I loop
(red squares) is also calculated using Ic = 21 µA. The data shows
that the amount of circulating loop current can be incremented in
nearly even steps of approximately 5 µA.
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TABLE I. Mean change in circulating current per switching
event, represented in terms of ﬂux.
Device Lloop Rs No. of states μ σ
Device 1 1.87 nH 5  7 4.77 0 1.23 0
Device 2 1.87 nH 7.8  5 7.63 0 1.5 0
Device 3 0.66 nH 7.8  3 5.87 0 1.02 0
Thus, despite the nonlinear response of the yTron, move-
ment of a controlled n0 of ﬂux per step can be validated
by examining the bias current at which each of the steps
occurs.
Table I summarizes the results of repeating this mea-
surement on two other devices with varying circuit param-
eters. Device 2 has Rs = 7.8  and Lloop = 1.87 nH, and
Device 3 has Rs = 7.8  and Lloop = 0.66 nH. All other
geometries and parameters are kept the same. For each
device, the bias write current Iwrite is ramped to ± 40 μA
as before in increments of about 10% of the amount of
current per ﬂuxoid, or 0.10L, where L is the total induc-
tance of the loop. For Lloop = 1.87 nH, Iwrite = 0.1 μA,
and for Lloop = 0.66 nH, Iwrite = 0.25 μA. At each bias
point, the write current is applied for 100 ms and subse-
quently turned oﬀ. The device is allowed to rest for 100 ms
before 10 readings of the yTron switching current are mea-
sured. Eight complete ramping cycles are recorded for each
device. The write current at the ﬁrst point of each step in
switching current is recorded and the diﬀerence between
sequential steps is calculated. The results from Table I
show that increasing Rs decreases the number of consistent
states and increases the average number of ﬂuxons trapped
(a)
(c)
(d)(b)
FIG. 4. Time domain simulations of the circuit highlighting the three branches through which the bias writing current is diverted.
(a) Bias current ramp delivered to the device. (b) Current through the shunt resistor. (i) Simulation over a long-time domain. (ii)
Simulation over a single switching event. Time on the x axis has been shifted to start from t = 0. In the 1-M case, essentially no
current is diverted to the resistor, and the maximum amount of current is stored in the loop. When Rs = 5 , nearly all of the current is
diverted to the resistor, reducing the amount of trapped ﬂux. Inset shows that the low shunt resistor also reduces the hotspot resistance
and allows it to collapse more quickly. (c) Current through the constriction. (i) Simulation over a long-time domain. (ii) Simulation
over a single switching event. (d) Current through the inductor, represented in terms of trapped ﬂuxoids. (i) Simulation over a long-time
domain. The amount of ﬂux trapped in the loop increases by 5 0 every time the constriction switches. (ii) Simulation over a single
switching event, showing that the maximum amount of ﬂux is trapped for the device shunted with 1 M. For all of these simulations,
Lshunt = 50 pH and Lloop = 1.87 nH.
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per switching event, while decreasing the loop inductance
may slightly reduce the amount. Plots showing the states
of yTron outputs for Devices 2 and 3 may be found in the
Supplemental Material [20].
C. Electrothermal simulations
To better understand how the device parameters inﬂu-
ence the amount of ﬂux n trapped per switching event, we
model the dynamics of the system using circuit simulations
that include the electrothermal dynamics of the resis-
tive hotspot [21] and material-speciﬁc physical parame-
ters [22]. Figure 4 shows the basic circuit, highlighting
the main branches through which current is divided after
the constriction switches: the shunt resistor [Fig. 4(b)], the
constriction itself [Fig. 4(c)], and the loop inductor [Fig.
4(d)]. In a device with an unshunted constriction (repre-
sented here as Rs = 1 M for consistency), nearly all of
the bias current is diverted to the loop inductor after a
switching event, causing the maximum amount of persis-
tent current approximately equal to Ic to be stored in the
loop once the hotspot collapses and the constriction regains
the superconducting state. In contrast, shunting the con-
striction with Rs = 5  allows the majority of the bias cur-
rent to be diverted instead to the resistor, minimizing the
amount of ﬂux trapped through the loop inductor. Figures
4b(i)–4d(i) show the results over a longer timescale, where
continuous switching of the shunted constriction brought
on by a steadily increasing bias current ramp adds ﬂux
to the loop in increments of 5 0, thus conﬁrming the
experimental observations displayed in Fig. 3 for Device 1.
Figure 5 displays the amount of ﬂux per switching event
resulting from simulating devices of varying circuit param-
eters. Figure 5(a) shows that the amount of ﬂux increases
proportionally with increasing shunt resistance and shunt
inductance, which agrees with the experimentally observed
shift caused by increasing Rs. Figure 5(b) suggests a
slightly more complex relationship between Rs and Lloop,
with plateaus occurring due to limitations on the maximum
loop current with respect to the critical current of the con-
striction—for example, if Ic = 20 µA, a loop inductance
leading to a ratio of 2 µA of circulating current per ﬂuxon
cannot have more than 10 ﬂuxons per switching event.
While both of these results rely on the electrothermal
dynamics included in the simulation, their general shapes
stem from current division between the shunt impedance
and the loop impedance after the nanowire switches.
Details on this relationship may be found in the Supple-
mental Material [20]. In Fig. 5(c), the simulated trends
for varying Rs with Lloop = 1.85 nH or Lloop = 0.65 nH are
compared to the experimental results for the three devices
listed in Table I. Data points representing the three mea-
sured devices show that the electrothermal simulations are
in good agreement with the experimental measurements.
D. Discussion on applications
The results of our experiments and correspondence with
simulations demonstrate that the device output may be
tuned through simple circuit parameters and tailored to
meet speciﬁc design requirements. As a result, the device
is a promising platform for the development of a multi-
level memory, with the number of states dictated by the
critical current of the constriction and the amount of ﬂux
per event. While we demonstrate a maximum of seven
states in the case of Fig. 3, the simulations of Fig. 5
show that the number could be increased by changes
that reduce the number of ﬂuxons per event, such as
(a) (c)(b)
FIG. 5. Simulated eﬀect of circuit parameters on amount of trapped ﬂux. (a) Number of ﬂuxons per switching event as a function of
varying Rs and Lshunt. Rs is swept in increments of 1  and Lshunt is swept in increments of 50 pH. Lloop is held constant at 1.87 nH.
(b) Number of ﬂuxons per switching event as a function of varying Rs and Lloop. Rs is swept in increments of 1 , and Lloop is swept
in increments of 50 pH. Lshunt is held constant at 50 pH. (c) Comparison of the simulated number of ﬂuxons per switching event with
the three experimentally measured devices. The orange curve represents the trend for Lloop = 0.65 nH, and the red curve represents the
trend for Lloop = 1.85 nH. Experimental mean values are represented as black squares. The error bars are ±0.5σ .
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further reducing Rs. This multilevel operation is signiﬁ-
cantly diﬀerent from previously reported superconducting
nanowire-based memories, which have thus far been pre-
dominantly binary devices [15,27,28]. It has recently been
argued that multilevel memory may compensate for the
large power consumption of peripheral circuits in super-
conducting memory arrays by providing a higher informa-
tion capacity per cell given the same peripheral circuitry;
additionally, multilevel memories may allow for increased
memory density as the limits of physically shrinking a
memory unit are approached [29]. Thus, future investi-
gation of the device presented here as a multilevel mem-
ory may advance the scaling of superconducting memory
arrays. Other potential applications of the device include
use in multilevel logic or integration with other super-
conducting elements such as photon detectors. While the
proof-of-concept device reported here has a rather large
size (3× 25 µm2), the device can be scaled down by intro-
ducing a high-kinetic-inductance wiring layer for the loop,
given that the geometric inductance is inconsequential.
Further scaling improvements could be made by fabricat-
ing the loop as a stacked structure, as was suggested with
previous nanowire-based memories [15].
IV. CONCLUSIONS
In summary, we develop a superconducting nanowire-
based device capable of generating a response that is
proportional to the strength of its input. By introducing
local resistive shunting through on-chip fabrication, we
are able to control the dynamics of a shunted constriction
with a high-inductance superconducting loop and display
behavior vastly diﬀerent from its unshunted counterpart.
When subjected to a dc bias current ramp, the device pro-
duces seven distinguishable states as a result of controlled
ﬂux trapping, illustrating that it may be able to be used as
a multilevel memory. Through electrothermal circuit sim-
ulations and experimental measurements of devices with
diﬀerent circuit parameters, we show how the amount of
ﬂux added or subtracted per event—and thus the number
of distinguishable states—can be adjusted through device
design. We envision that this device can be used as a
tunable element for proportional and multilevel operations.
CODE AVAILABILITY
The code that supports the plots within this paper and
the electrothermal simulations used to conﬁrm the ﬁndings
of this study are available from the corresponding author
upon reasonable request.
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